JPH0247850U - - Google Patents
Info
- Publication number
- JPH0247850U JPH0247850U JP12641688U JP12641688U JPH0247850U JP H0247850 U JPH0247850 U JP H0247850U JP 12641688 U JP12641688 U JP 12641688U JP 12641688 U JP12641688 U JP 12641688U JP H0247850 U JPH0247850 U JP H0247850U
- Authority
- JP
- Japan
- Prior art keywords
- level
- reset signal
- counter
- clock
- reception
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims 1
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12641688U JPH0247850U (en]) | 1988-09-27 | 1988-09-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12641688U JPH0247850U (en]) | 1988-09-27 | 1988-09-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0247850U true JPH0247850U (en]) | 1990-04-03 |
Family
ID=31377922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12641688U Pending JPH0247850U (en]) | 1988-09-27 | 1988-09-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0247850U (en]) |
-
1988
- 1988-09-27 JP JP12641688U patent/JPH0247850U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6347105Y2 (en]) | ||
| CA1090888A (en) | Data buffer retiming circuit | |
| JPH0247850U (en]) | ||
| GB1534053A (en) | Distinguishing valid from invalid transitions in a two level logic signal | |
| ATE31583T1 (de) | Phasendetektor zur verwendung in synchronisationsvorrichtungen. | |
| GB1360148A (en) | Devices for synchronising telegraph signals | |
| US5012442A (en) | Bus receiver power-up synchronization and error detection circuit | |
| JP2764590B2 (ja) | 信号中継装置 | |
| JPS5814107B2 (ja) | デ−タ伝送における受信デ−タ検出方法 | |
| JPH0453081Y2 (en]) | ||
| JPH0644756B2 (ja) | 同期クロツク発生回路 | |
| JPS62160834A (ja) | Ａｉｓ信号受信回路 | |
| JPH0311977Y2 (en]) | ||
| JP3107968B2 (ja) | Ｎｒｚ−ｒｚ信号変換回路 | |
| JPH0377564U (en]) | ||
| JPS63113344U (en]) | ||
| JPH0323714Y2 (en]) | ||
| JPS61103946U (en]) | ||
| JP2605051B2 (ja) | 通信装置 | |
| JPS58188952A (ja) | パラレル・シリアル・デ−タ伝送回路 | |
| JPH08331189A (ja) | クロック位相同期回路 | |
| JPS60247343A (ja) | 同期クロツク発生回路 | |
| JPH0425240A (ja) | バースト信号監視回路 | |
| JPH03172037A (ja) | シリアルデータ転送装置 | |
| JPS6056094U (ja) | 音程判別器 |